Project

Design and FPGA implementation of a receiver for DSRC (Dedicated Short-Range Communications)

Date	2006 - 2006
Partner	INDRA ESPACIO S.L.
Principal investigator	Javier Valls Coquillat
Research Areas	Signal Processing
Research Group	Digital Systems Integration Group (GISED)
Budget	€